
2011-2012 Microchip Technology Inc.
Preliminary
DS41579C-page 393
PIC16(L)F1782/3
TABLE 30-15: SPI MODE REQUIREMENTS
FIGURE 30-20:
I2C BUS START/STOP BITS TIMING
Param
No.
Symbol
Characteristic
Min.
Typ Max. Units Conditions
SP70* TSSL2SCH,
TSSL2SCL
SS
to SCK or SCK input
TCY
——
ns
SP71* TSCH
SCK input high time (Slave mode)
TCY + 20
—
ns
SP72* TSCL
SCK input low time (Slave mode)
TCY + 20
—
ns
SP73* TDIV2SCH,
TDIV2SCL
Setup time of SDI data input to SCK edge
100
—
ns
SP74* TSCH2DIL,
TSCL2DIL
Hold time of SDI data input to SCK edge
100
—
ns
SP75* TDOR
SDO data output rise time
3.0-5.5V
—
10
25
ns
1.8-5.5V
—
25
50
ns
SP76* TDOF
SDO data output fall time
—
10
25
ns
SP77* TSSH2DOZSS
to SDO output high-impedance
10
—
50
ns
SP78* TSCR
SCK output rise time
(Master mode)
3.0-5.5V
—
10
25
ns
1.8-5.5V
—
25
50
ns
SP79* TSCF
SCK output fall time (Master mode)
—
10
25
ns
SP80* TSCH2DOV,
TSCL2DOV
SDO data output valid after
SCK edge
3.0-5.5V
—
50
ns
1.8-5.5V
—
145
ns
SP81* TDOV2SCH,
TDOV2SCL
SDO data output setup to SCK edge
Tcy
—
ns
SP82* TSSL2DOV
SDO data output valid after SS
edge
—
50
ns
SP83* TSCH2SSH,
TSCL2SSH
SS
after SCK edge
1.5TCY + 40
—
ns
* These parameters are characterized but not tested.
Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
SP91
SP92
SP93
SCL
SDA
Start
Condition
Stop
Condition
SP90